Optimised weighted-resistor digital to analogue converter
- 作者Rathore, T.S.
- 卷第145卷
- 期第3期
- 印刷ISSN1350-2409
- 文件大小287.23KB
- 发表时间1998
- DOI10.1049/ip-cds:19981814
同作者推荐
Designing low-power digital CMOSBlair, G.M. · 1994
Verilog: accelerating digital designBlair, G.M. · 1997
PLA design for single-clock CMOSBlair, G.M. · 1992
CMOS buffer tapering with interconnect capacitancesBlair, G.M. · Electronics Letters · 1996
Low cost sorting circuit for VLSIBlair, G.M. · IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications · 1996
Low-power double-edge triggered flipflopBlair, G.M. · Electronics Letters · 1997
Reduced complexity two-phase micropipeline latch controllerTaylor, G.S.; Blair, G.M. · 1998
Design for the discrete cosine transform in VLSITaylor, G.S.; Blair, G.M. · 1998