[IEEE IEEE Workshop on Signal Processing Systems (SIPS'02) - San Diego, CA, USA (2002.10.18-2002.10.18)] IEEE Workshop on Signal Processing Systems SIPS-02 - IEEE Workshop on Signal Processing Systems (SPIS'02) (Cat. No.02TH8638)
- 文件大小379.85KB
- 发表时间2002
- DOI10.1109/SIPS.2002.1049674
Power minimisation of VLSI wave digital filters through systolic block size selectionIsrasena, P.; Summerfield, S. · Electronics Letters · 1999
[IEEE APCCAS. Asia-Pacific Conference on Circuits and Systems - Bali, Indonesia (28-31 Oct. 2002)] Asia-Pacific Conference on Circuits and Systems - Wave digital filters using digit serial 3-port adaptorsIsrasena, P.; Summerfield, S. · 2002
[IEEE APCCAS. Asia-Pacific Conference on Circuits and Systems - Bali, Indonesia (28-31 Oct. 2002)] Asia-Pacific Conference on Circuits and Systems - Bit-level retiming of high-speed digital recursive filtersIsrasena, P.; Summerfield, S. · 2002
[Presses Polytech. Univ. Romandes ISCAS 2000 Geneva. 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings - Geneva, Switzerland (28-31 May 2000)] 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353) - Novel pattern-based power estimation tool with accurate glitch modelingIsrasena, P.; Summerfield, S. · 2000