Rate Variable, Multi-Binary Turbo Codes with Controlled Error-Floor
- 作者Ferrari, M.; Bellini, S.
- 卷第57卷
- 期第5期
- 印刷ISSN0090-6778
- 文件大小225.16KB
- 发表时间2009
- DOI10.1109/tcomm.2009.05.050300
- 页码1209-1214
Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC CodesYongmei Dai; Zhiyuan Yan; Ning Chen · 2008
Memory Efficient Decoder Architectures for Quasi-Cyclic LDPC CodesYongmei Dai, ; Ning Chen, ; Zhiyuan Yan, · IEEE Transactions on Circuits and Systems I: Regular Papers · 2008
[IEEE 2006 40th Annual Conference on Information Sciences and Systems - Princeton, NJ, USA (2006.03.22-2006.03.24)] 2006 40th Annual Conference on Information Sciences and Systems - High-Throughput Turbo-Sum-Product Decoding of QC LDPC CodesDai, Yongmei; Yan, Zhiyuan; Chen, Ning · 2006
[IEEE 2006 IEEE Workshop on Signal Processing Systems Design and Implementation - Banff, AB, Canada (2006.10.2-2006.10.4)] 2006 IEEE Workshop on Signal Processing Systems Design and Implementation - Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC CodesChen, Ning; Dai, Yongmei; Yan, Zhiyuan · 2006