Analysis and Design of an Integrated Notch Filter for the Rejection of Interference in UWB Systems
- 作者Vallese, A.; Bevilacqua, A.; Sandner, C.; Tiebout, M.; Gerosa, A.; Neviani, A.
- 卷第44卷
- 期第2期
- 印刷ISSN0018-9200
- 电子ISSN1558-173X
- 文件大小1322.91KB
- 发表时间2009
- DOI10.1109/jssc.2008.2010984
SRAM Cell Stability: A Dynamic PerspectiveSharifkhani, M.; Sachdev, M. · 2009
An Analytical Model for Soft Error Critical Charge of Nanometric SRAMsJahinuzzaman, S.M.; Sharifkhani, M.; Sachdev, M. · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 2009
A Compact Hybrid Current/Voltage Sense Amplifier With Offset Cancellation for High-Speed SRAMsSharifkhani, M.; Rahiminejad, E.; Jahinuzzaman, S.M.; Sachdev, M. · 2011
[IEEE 2007 IEEE Custom Integrated Circuits Conference - San Jose, CA, USA (2007.09.16-2007.09.19)] 2007 IEEE Custom Integrated Circuits Conference - Dynamic Data Stability in Low-power SRAM DesignSharifkhani, M.; Jahinuzzaman, S. M.; Sachdev, M. · 2007
[IEEE Proceedings of the IEEE 2006 Custom Integrated Circuits Conference - San Jose, CA (2006.09.10-2006.09.13)] IEEE Custom Integrated Circuits Conference 2006 - A Phase-Domain Continuous-Time 2<sup>nd</sup>-Order ΔΣ Frequency DigitizerSharifkhani, M.; Sachdev, M. · 2006
[IEEE 2006 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'06) - Taipei, Taiwan (02-04 Aug. 2006)] 2006 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'06) - Dynamic Data Stability in SRAM Cells and Its Implications on Data Stability TestsSharifkhani, M.; Jahinuzzaman, S.M.; Sachdev, M. · 2006
[IEEE 2006 IEEE International Symposium on Circuits and Systems - Island of Kos, Greece (21-24 May 2006)] 2006 IEEE International Symposium on Circuits and Systems - A phase-domain 2nd-order continuous time ΔΣ-modulator for frequency digitizationSharifkhani, M.; Sachdev, M. · 2006