High Performance Computing in Science and Engineering ‘12 ||
- 作者Nagel, Wolfgang E.; Kröner, Dietmar H.; Resch, Michael M.
- 文件大小22225.45KB
- 发表时间2013
- DOI10.1007/978-3-642-33374-3
Adaptive Approximated DCT Architectures for HEVCMasera, Maurizio; Martina, Maurizio; Masera, Guido · IEEE Transactions on Circuits and Systems for Video Technology · 2016
Analysis of HEVC transform throughput requirements for hardware implementationsMasera, Maurizio; Re Fiorentin, Lorenzo; Masala, Enrico; Masera, Guido; Martina, Maurizio · Signal Processing: Image Communication · 2017
Novel JPEG 2000 Compliant DWT and IWT VLSI ImplementationsMaurizio Martina; Guido Masera; Gianluca Piccinini; Maurizio Zamboni · 2003
An Area-Efficient Variable-Size Fixed-Point DCT Architecture for HEVC EncodingMasera, Maurizio; Masera, Guido; Martina, Maurizio · IEEE Transactions on Circuits and Systems for Video Technology · 2018
Multiplierless Mumford and Shah Functional ImplementationMaurizio Martina; Guido Masera · 2011
Multiplierless, Folded 9/7– 5/3 Wavelet VLSI ArchitectureMartina, Maurizio; Masera, Guido · IEEE Transactions on Circuits and Systems II: Express Briefs · 2007
Steerable-Discrete-Cosine-Transform (SDCT): Hardware Implementation and Performance AnalysisPeloso, Riccardo; Capra, Maurizio; Sole, Luigi; Ruo Roch, Massimo; Masera, Guido; Martina, Maurizio · Sensors · 2020