A charge-transfer amplifier and an encoded-bus architecture for low-power SRAM's
- 作者Kawashima, S.; Mori, T.; Sasagawa, R.; Hamaminato, M.; Wakayama, S.; Sukegawa, K.; Fukushi, I.
- 卷第33卷
- 期第5期
- 文件大小176.80KB
- 发表时间1998
- DOI10.1109/4.668995
- 页码793-799
同作者推荐
A silicon integrated circuit force sensorFulkerson, D.E. · 1969
The characterization of the static behavior of p-n junction devicesFulkerson, D.E. · 1967
A simple physical model including velocity overshoot for n-channel heterostructure FETsFulkerson, D.E. · 1992
Digital GaAs FET versus Si FET gate delay as predicted from the electron velocityFulkerson, D.E. · 1992
The spatial variation of the electrostatic potential of an abrupt asymmetrical p-n junctionFulkerson, D.E. · 1968
An Engineering Model for Single-Event Effects and Soft Error Rates in Bulk CMOSFulkerson, D.E. · 2011
Direct-coupled transistor-transistor logic: a new high-performance LSI gate familyFulkerson, D.E. · 1975