Design-Oriented Energy Models for Wide Voltage Scaling Down to the Minimum Energy Point
- 期刊名称IEEE Transactions on Circuits and Systems I: Regular Papers
- 作者Jain, Saurabh; Lin, Longyang; Alioto, Massimo
- 印刷ISSN1549-8328
- 电子ISSN1558-0806
- 文件大小2902.23KB
- 发表时间2017
- DOI10.1109/TCSI.2017.2736540
- 页码1-11
Digitally intensive wireless transceiversStaszewski, Robert Bogdan · IEEE Design & Test of Computers · 2012
Test Challenges for 3D Integrated CircuitsLee, Hsien-Hsin; Chakrabarty, Krishnendu · IEEE Design & Test · 2013
Adaptive Alternate Analog TestStratigopoulos, Haralampos-G.; Mir, Salvador · IEEE Design & Test of Computers · 2012
The Olympus synthesis systemDe Micheli, G.; Ku, D.; Mailhot, F.; Truong, T. · IEEE Design & Test of Computers · 1990
Clock system designWagner, K.D. · IEEE Design & Test of Computers · 1988
Alpha 21164 testability strategyBhavsar, D.K.; Edmondson, J.H. · IEEE Design & Test of Computers · 1997
Automatic generation of parallel CRC circuitsSprachmann, M. · IEEE Design & Test of Computers · 2001
Automated BIST for sequential logic synthesisStroud, C.E. · IEEE Design & Test of Computers · 1988